Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Table 1

A 3-bit by 3-bit binary multiplication.

PB5

PB4

PB3

PB2

PB1

PB0