Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Table 9

Contributing rows for = 3 and = 5.

Column	Contributing rows (each row contributes 1 partial product element to the column)
	,
	, ,
	, ,
	, ,
	,