High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Figure 7

Covering of the combined network using 6-input dual LUTs.