An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images

Figure 12

Hardware module showing the line buffering scheme of the pixels as described in Section 5.6 and hardware design (Section 4).