FPGA Based High Speed SPA Resistant Elliptic Curve Scalar Multiplier Architecture

Table 1

Operation codes for unified Add/Sub/Mul unit.

Logic operation	Opcode	Shared logic	Unshared logic
GF addition	00		—
GF subtraction	01		—
GF multiplication	10