FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

Figure 16

Schematic depiction of the description of a x repetition encoder using HLS using just a for-loop without any logic specific to the code.