FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

Figure 3

A Tanner graph where the variable nodes (VN), representing the code bits, are shown as circles and the check nodes (CN), representing the parity-check equations, are shown as squares. Each edge in the graph corresponds to a nonzero entry ( for binary LDPC codes) in the PCM .