FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

Figure 4

Ineffective loop unrolling. Shown on the left are representative schematics of the LabVIEW graphical programming virtual instruments (VI), and on the right are the corresponding timing diagrams.

(a) Timing diagram before unrolling

(b) Timing diagram after unrolling