Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing

Figure 3

Modified CAD flow with equivalence analysis.

(a)

(b)