Modelling and Assertion-Based Verification of Run-Time Reconfigurable Designs Using Functional Programming Abstractions

Figure 34

(a) IDG of the partitioned checker set. (b) ADG of the partitioned checker set.

(a)

(b)