A Three-Phase Reduced Switch Count Multilevel Inverter Topology

Figure 21

Flowchart for FPGA implementation.