Efficient Algorithms for Optimal 4-Bit Reversible Logic System Synthesis

Figure 4

The data structure of the minimal permutation circuit with length 𝑖.