Efficient Algorithms for Optimal 4-Bit Reversible Logic System Synthesis

Figure 5

The 4-bit reversible logic circuits synthesis.