Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 1

Loop filter area contribution to PLL in advanced CMOS.