Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 5

(a) PFD/CP based, (b) PFD/LA based, and (c) AAFC based.

(a)

(b)

(c)