Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 6

CP biasing for uniform PD gain.