Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 8

SDPLL block diagram.