Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 9

Hybrid D/VCO with embedded FIR filtering.