Research Article

An Optimization Mechanism Intended for Static Power Reduction Using Dual- 𝑉 t h Technique

Figure 9

Circuit resulting after the algorithm’s steps.
561580.fig.009