A 1.25–12.5 Gbps Adaptive CTLE with Asynchronous Statistic Eye-Opening Monitor

Figure 7

Circuit of full differential comparator and DAC.

(a)

(b)