A Fabrication Process for Emerging Nanoelectronic Devices Based on Oxide Tunnel Junctions

Figure 5

electrical characteristic of a fabricated Si TFET at 300 K and 1.7 K, for three different source/drain bias.