A Smart Memory Controller for System on Chip-Based Devices

Figure 1

SoC architecture with multiprocessing units.