A Smart Memory Controller for System on Chip-Based Devices

Figure 5

Proposed memory controller for multiprocessor-based SoC.