Research Article

FPGA Based Single Chip Solution with 1-Wire Protocol for the Design of Smart Sensor Nodes

Figure 10

Estimated power consumption using several FPAG chips in the Sparten 3E family under different clock frequencies.