FPGA Based Single Chip Solution with 1-Wire Protocol for the Design of Smart Sensor Nodes

Figure 2

Internal logic of the receive block in the UART.