FPGA Based Single Chip Solution with 1-Wire Protocol for the Design of Smart Sensor Nodes

Figure 3

The internal memory organization of ROM that keeps TEDS and RAM holding sensor readings.