FPGA Based Single Chip Solution with 1-Wire Protocol for the Design of Smart Sensor Nodes

Figure 7

The operation of the TIM implemented in the FPGA.