[Retracted] Integrated Sensory Throughput and Traffic-Aware Arbiter for High Productive Multicore Architectures

Table 2

Feature estimation of arbiter.

Design	Area occupation (μm^2)	Critical delay (ps)
Existing RRA	124.6	456.4
Proposed	109.5	384.2