Architecture, Integrated Gateway Design, And Performance Evaluation for High Concurrency Access of Power Internet of Things

Figure 5

Buffer module design and corresponding processing flow.