An Algorithm for Generating Boolean Expressions in VHDL Based on Ladder Diagrams

Figure 1

The LD instance designed in LAD.