An Algorithm for Generating Boolean Expressions in VHDL Based on Ladder Diagrams

Figure 2

The associated activity-of-vertex (AOV) graph of Figure 1.