Power Supply- and Temperature-Aware I/O Buffer Model for Signal-Power Integrity Simulation

Table 1

Maximum timing error between the predicted signals of Figures 10 and 11.

Temperature
	35	43	60	52
	15	27	40	40