A Reliable Leakage Reduction Technique for Approximate Full Adder with Reduced Ground Bounce Noise

Figure 10

Equivalent circuit diagram of proposed sleep circuit in sleep mode (when PMOS transistor turns ON).