A Reliable Leakage Reduction Technique for Approximate Full Adder with Reduced Ground Bounce Noise

Figure 11

Equivalent circuit of proposed sleep circuit in sleep mode (when sleep signal is at logic low).