Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 10

Two-bank tag memory structure.