Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 11

Block diagram of the ATSRA-cache memory.