Research Article

Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 13

Critical path for unit tile/line loading.