Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 14

Number of DL1 cache misses for MM.