Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 15

Number of UL2 cache misses for MM.