Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 3

Hierarchical hybrid Z-ordering data layout.