Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 4

Large tile and unit tile store elements in row-major order.