Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 5

Block diagram of the proposed cache memory.