Research Article

Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 8

Unaligned unit tile/line access.