Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Figure 9

Aligned tile set in each large tile.