Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility

Table 6

Cache speed.

Cache structure	Cache line	Clock period	Latency
Conventional 2-way cache	64 bytes	3.9 ns	3-cycle
Proposed 2-/8-way cache	64 bytes	3.9 ns	3-cycle