Design and Optimization of 2.1 mW ULP Doherty Power Amplifier with Interstage Capacitances Using 65 nm CMOS Technology

Figure 2

Input return loss (S11), insertion loss (S12), and output return loss (S22) for power divider circuit.