Design and Optimization of 2.1 mW ULP Doherty Power Amplifier with Interstage Capacitances Using 65 nm CMOS Technology

Figure 4

Small signal model for (a) main power amplifier and (b) peaking power amplifier operating in subthreshold region.

(a)

(b)