An Effective Solution to Eliminate DC-Offset for Extracting the Phase and Frequency of Grid Voltage

Figure 11

2% settling time of dqADSC-PLL as a function of k_p under phase and frequency jump.