Side-Channel Leakage Detection with One-Way Analysis of Variance

Figure 2

Detection results of LD_CS for the FPGA implementation. Upper row (left column): 10,000 used traces. Upper row (right column): 20,000 used traces. Lower row: 30,000 used traces.

(a)

(b)

(c)