The On-Chip D-LMS Filter Design Method of Wireless Sensor Node Based on FPGA

Figure 11

Integrated circuit diagram of the data latch module.